module PC(
  input               clock,
  input               reset,
  input       [31:0]  PC_in,
  output  reg [31:0]  PC_out
);


always @(posedge clock or negedge reset)
begin
    if (~reset) PC_out <= 32'b0;
    else        PC_out <= PC_in;
end

endmodule
